CLAIMS

What is claimed is:

1	1.	An apparatus, comprising:
2		a seed register within an integrated circuit to receive a seed vector;
3		a linear feedback shift register within the integrated circuit to provide a bit
4	patteri	using the seed vector; and
5		a signature register within the integrated circuit to provide a compressed
6	respor	ase at a conclusion of a test of the integrated circuit, wherein the seed register
7	the lin	ear feedback shift register, and the signature register each have a register
8	length	such that the register lengths of the seed register, the linear feedback shift
9	registe	er, and the single input signature register are equal.

- 1 2. The apparatus of claim 1, wherein the linear feedback shift register and the
- 2 signature register each have a shift frequency such that the shift frequencies of the
- 3 linear feedback shift register and the signature register are equal and greater than a
- 4 frequency at which the seed vector is loaded into the seed register.
- 1 3. The apparatus of claim 1, wherein the signature register is a single input
- 2 signature register.
- 1 4. The apparatus of claim 1, further including a test controller within the
- 2 integrated circuit to provide the seed vector to the seed register, to provide bits to
- 3 the linear feedback shift register, and to receive the compressed response from the
- 4 signature register.
- 1 5. An apparatus, comprising:
- a seed register within an integrated circuit to receive a seed vector;
- a linear feedback shift register within the integrated circuit to provide a bit
- 4 pattern using the seed vector;

- 5 a signature register within the integrated circuit to provide a compressed
- 6 response at a conclusion of a test of at least a portion of the integrated circuit,
- 7 wherein the seed register, the linear feedback shift register, and the signature
- 8 register each have a register length such that the register lengths of the seed register,
- 9 the linear feedback shift register, and the single input signature register are equal;
- 10 and
- a number of scan chains, each scan chain having an initial scan cell and a
- final scan cell, wherein the initial scan cell of each scan chain is populated through
- the linear feedback shift register and the test response is compacted into the
- signature register from the final scan cells of the number of scan chains.
- 1 6. The apparatus of claim 5, wherein the number of scan chains is M, where M
- 2 is a positive integer, the linear feedback shift register has a register length of n bit
- 3 cells, where n is a positive integer, n being less than M, such that an internal shift
- 4 frequency for the M scan chains is greater than M/n times a frequency at which the
- 5 test vector is loaded into the seed register.
- 1 7. The apparatus of claim 5, further including a number of exclusive-or logic
- 2 units and a flush control input to selectively provide bits to the linear feedback shift
- 3 register to control a degree to which a vector in the linear feedback shift register is
- 4 dependent on previous vectors, wherein each exclusive-or logic unit is associated
- 5 with one bit cell of the linear feedback shift register as an input to the associated bit
- 6 cell.
- 1 8. The apparatus of claim 5, further including masking logic to provide one or
- 2 more mask bits to regulate an input to the signature register.
- 1 9. The apparatus of claim 5, further including a shift control to select a
- 2 horizontal mode shift or a vertical mode shift of the scan chains.

- 1 10. The apparatus of claim 5, further including a number of scan channels within
- 2 an integrated circuit to receive test vectors.
- 1 11. The apparatus of claim 10, wherein the linear feedback shift register has a
- 2 shift frequency to shift out a test vector at a rate M times faster than a rate at a seed
- 3 vector is loaded into the seed register, M being the number of scan channels.
- 1 12. The apparatus of claim 10, wherein the number of scan chains is divided into
- 2 a number of groups of scan chains, and the linear feedback shift register has a
- 3 number of different internal taps to substantially load each group of scan chains
- 4 simultaneously.
- 1 13. The apparatus of claim 12, further including a phase shifter to load bits into
- 2 each group of the group of scan chains from the linear feedback shift register.
- 1 14. The apparatus of claim 12, wherein the signature register is a multiple input
- 2 signature register having an input from each group of the group of scan chains.
- 1 15. A method of testing comprising:
- 2 loading a seed register in an integrated circuit with a seed vector;
- 3 transferring the seed vector in the seed register to a linear feedback shift
- 4 register;
- 5 generating bit patterns using the linear feedback shift register to load a slice
- 6 of a scan load of a scan chain; and
- 7 compacting a response into a signature register from a scan slice at a final
- 8 scan cell bit position of a scan chain.
- 1 16. The method of claim 15, wherein the method further includes using the
- 2 feedback shift register to generate bits patterns and compacting a response into a
- 3 signature register for a first seed vector in parallel with loading a second seed vector
- 4 into seed register.

- 1 17. The method of claim 15, wherein compacting a response into a signature
- 2 register includes compacting a response into a single input signature register.
- 1 18. The method of claim 15, wherein compacting a response into a signature
- 2 register includes compacting a response into a multiple input signature register.
- 1 19. The method of claim 15, wherein the method further includes shifting scan
- 2 cells of a number of scan chains loaded through the linear feedback shift register at
- a shift frequency that is greater than a ratio of the number of scan chains to a
- 4 register length of the linear feedback shift register times a frequency for loading a
- 5 seed vector into the seed register.
- 1 20. The method of claim 15, wherein the method further includes masking one
- 2 or more bits being input into the signature register.
- 1 21. The method of claim 15, wherein the method further includes selectively
- 2 providing bits to the linear feedback shift register to control a degree to which a
- 3 vector in the linear feedback shift register is dependent on previous vectors.
- 1 22. A system comprising:
- 2 a scan based integrated circuit; and
- an electronic device coupled to the scan based integrated circuit, wherein the
- 4 scan based integrated circuit includes:
- 5 a seed register within an integrated circuit to receive a seed vector;
- a linear feedback shift register within the integrated circuit to provide
- 7 a bit pattern using the seed vector;
- 8 a signature register within the integrated circuit to provide a
- 9 compressed response at a conclusion of a test of at least a portion of the
- integrated circuit, wherein the seed register, the linear feedback shift
- register, and the signature register each have a register length such that the

12	register lengths of the seed register, the linear feedback shift register, and the
13	single input signature register are equal; and

- a number of scan chains, each scan chain having an initial scan cell and a final scan cell, wherein the initial scan cell of each scan chain is populated through the linear feedback shift register and the test response is compacted into the signature register from the final scan cells of the number of scan chains.
- 1 23. The system of claim 22, wherein the linear feedback shift register and the
- 2 signature register each have a shift frequency such that the shift frequencies of the
- 3 linear feedback shift register and the signature register are equal and greater than a
- 4 frequency at which the seed vector is loaded into the seed register.
- 1 24. The system of claim 22, wherein the signature register is a single input
- 2 signature register.
- 1 25. The system of claim 22, further including a number of exclusive-or logic
- 2 units and a flush control input to selectively provide bits to the linear feedback shift
- 3 register to control a degree to which a vector in the linear feedback shift register is
- 4 dependent on previous vectors, wherein each exclusive-or logic unit is associated
- 5 with one bit cell of the linear feedback shift register as an input to the associated bit
- 6 cell.

14

15

16

17

18

- 1 26. The system of claim 22, further including a shift control to select a
- 2 horizontal mode shift or a vertical mode shift of the scan chains.
- 1 27. The system of claim 22 further including a number of scan channels within
- 2 the integrated circuit to receive test vectors, wherein the number of scan chains is
- divided into a number of groups of scan chains, the linear feedback shift register has
- 4 a number of different internal taps to substantially load each group of scan chains

- 5 simultaneously, and the signature register is a multiple input signature register
- 6 having an input from each group of the group of scan chains.
- 1 28. The system of claim 22, wherein the scan based integrated circuit is a
- 2 processor and the electronic device is a memory device.
- 1 29. The system of claim 22, wherein the scan based integrated circuit is an ASIC
- 2 integrated circuit.
- 1 30. The system of claim 22, wherein the electronic device is a tester external to
- 2 the scan based integrated circuit.